Art
J-GLOBAL ID:200902002087038429   Reference number:92A0584997

A write-invalidate cache coherence protocol for MIN-based multiprocessors.

MINベース・マルチプロセッサ用書込み無効型キャッシュコヒーレンス・プロトコル
Author (3):
Material:
Volume: 14  Issue:Page: 39-44  Publication year: 1992 
JST Material Number: T0481A  ISSN: 0702-0481  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=92A0584997&from=J-GLOBAL&jstjournalNo=T0481A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Memory systems 
Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page