Art
J-GLOBAL ID:200902015541108326   Reference number:88A0152144

Parallel techniques for chip placement by simulated annealing on shared memory systems.

共用メモリシステム上の疑似アニーリングによるチップ配置の並列技術
Author (3):
Material:
Volume: 1987  Page: 87-90  Publication year: 1987 
JST Material Number: D0858B  ISSN: 1063-6404  Document type: Proceedings
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=88A0152144&from=J-GLOBAL&jstjournalNo=D0858B") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Digital computer systems in general 
Terms in the title (3):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page