Art
J-GLOBAL ID：200902015609136030
Reference number：93A0146576
Design of Concurrent Error Detectable VLSI-Based Array Dividers.
同時並行動作でエラー検出を可能にしたVLSIによるアレイ除算器の設計
-
Publisher site
Copy service
{{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=93A0146576©=1") }}
-
Access JDreamⅢ for advanced search and analysis.
{{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=93A0146576&from=J-GLOBAL&jstjournalNo=D0858B") }}
Author (3)：
,
,
Material：
Volume：
1992
Page：
72-75
Publication year：
1992
JST Material Number：
D0858B
ISSN：
1063-6404
Document type：
Proceedings
Article type：
原著論文
Country of issue：
United States (USA)
Language：
ENGLISH (EN)
Thesaurus term：
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
JST classification (1)：
JST classification
Category name(code) classified by JST.
General-purpose arithmetic and control units
Terms in the title (6)：
Terms in the title
Keywords automatically extracted from the title.
,
,
,
,
,
Return to Previous Page
