Art
J-GLOBAL ID:200902015729486476   Reference number:93A0145628

Simulation and verification of associative processor arrays.

連想プロセッサアレイのシミュレーションと検証
Author (2):
Material:
Volume: 18  Issue: 12  Page: 1403-1414  Publication year: Dec. 1992 
JST Material Number: A0440C  ISSN: 0167-8191  Document type: Article
Article type: 原著論文  Country of issue: Netherlands (NLD)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=93A0145628&from=J-GLOBAL&jstjournalNo=A0440C") }}
JST classification (2):
JST classification
Category name(code) classified by JST.
Arithmetic systems  ,  Computer simulation 
Terms in the title (4):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page