VLSI implementation of visual block pattern truncation coding.

LIU Y-C; LAI Y-K; TSAI T-H; WU P-C; CHEN L-G

Art

J-GLOBAL ID：200902165068146810 Reference number：98A0980564

VLSI implementation of visual block pattern truncation coding.

視覚に基づくブロックパターン打切符号化のVLSI化

Publisher site Copy service {{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=98A0980564&COPY=1") }}
Access JDreamⅢ for advanced search and analysis. {{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=98A0980564&from=J-GLOBAL&jstjournalNo=C0219A") }}

Author (5)： , , , ,
Material：
Volume： 44 Issue： 3 Page： 490-499 Publication year： Aug. 1998
JST Material Number： C0219A ISSN： 0098-3063 CODEN： ITCEDA Document type： Article
Article type：原著論文 Country of issue： United States (USA) Language： ENGLISH (EN)

,...

To see more with JDream III (charged). {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=98A0980564&from=J-GLOBAL&jstjournalNo=C0219A") }}

Graphic and image processing in general , Semiconductor integrated circuit

, , ,

Return to Previous Page