Lower bounds on the MSE in N<sup>th</sup> order multi-bit multi-loop ΣΔ modulation with DC inputs.

THAO N T; VETTERLI M

Art

J-GLOBAL ID：200902165118052812 Reference number：93A0750487

Lower bounds on the MSE in N^th order multi-bit multi-loop ΣΔ modulation with DC inputs.

直流入力のN次の多重ビット,多重ループΣΔ変調におけるMSEの下限

Publisher site Copy service {{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=93A0750487&COPY=1") }}
Access JDreamⅢ for advanced search and analysis. {{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=93A0750487&from=J-GLOBAL&jstjournalNo=A0757A") }}

Author (2)： ,
Material：
Volume： 1993 Issue： Vol 1 Page： 176-179 Publication year： 1993
JST Material Number： A0757A ISSN： 0271-4302 Document type： Proceedings
Article type：原著論文 Country of issue： United States (USA) Language： ENGLISH (EN)

,...

To see more with JDream III (charged). {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=93A0750487&from=J-GLOBAL&jstjournalNo=A0757A") }}

Code theory

, , , , ,

Return to Previous Page

Lower bounds on the MSE in Nth order multi-bit multi-loop ΣΔ modulation with DC inputs.

Lower bounds on the MSE in N^th order multi-bit multi-loop ΣΔ modulation with DC inputs.