Rchr
J-GLOBAL ID:200901092081000093   Update date: Apr. 17, 2024

Kambe Takashi

カンベ タカシ | Kambe Takashi
Affiliation and department:
Job title: Professor
Homepage URL  (1): http://www.ele.kindai.ac.jp/kambe/index.html
Research field  (4): Communication and network engineering ,  Electronic devices and equipment ,  Information networks ,  Computer systems
Research keywords  (8): システムLSI設計手法 ,  電子回路設計自動化 ,  組み込みシステム設計手法 ,  ソフトウエア・ハードウエア協調設計 ,  system LSI design methodology ,  digital circuit design automation ,  embedded sytem design methodology ,  software-hardware co-design
Research theme for competitive and other funds  (11):
  • 2008 - 2010 Design Automation for Memory Access Free Architecture
  • 2003 - 高機能電子機器の共通ソフトウエア・ハードウエアプラットフォーム化手法
  • 2003 - 特定用途向け高機能アーキテクチャ設計とその手法
  • 2003 - software-hardware design platform methodology for electronics equipment
  • 2003 - Special purpose high performance architecture design and its methodology
Show all
Papers (20):
more...
MISC (22):
  • NAKATSUJI Yusuke, NAMBU Masahiro, KAMBE Takashi. An Automatic Nested Loop Pipelining method and its evaluation. Technical report of IEICE. VLD. 2014. 114. 59. 57-62
  • NAGAI Shota, KAMBE Takashi, FUJITA Gen. An Hardware Implementation of Motion Estimation Technology Using High Level synthesis. Technical report of IEICE. VLD. 2014. 113. 454. 73-77
  • NAMBU Masahiro, KAMBE Takashi. An Automatic Nested Loop Pipelining method from C level behavior description. Technical report of IEICE. VLD. 2013. 112. 451. 43-48
  • ARAKi Nobuyuki, KAMBE Takashi. An Acceleration method and its evaluation for Coarse Grained Reconfigurable Circuit Synthesis. Technical report of IEICE. VLD. 2013. 112. 451. 49-54
  • SAWANO Hajime, ARAKI Nobuyuki, KAMBE Takashi. JPEG encoder design improvement and its evaluation for Dynamic Reconfigurable Circuit. IEICE technical report. 2012. 112. 203. 13-18
more...
Patents (3):
  • 集積回路の製造方法
  • LSIのセルレイアウト方法
  • VLSIレイアウト設計支援装置
Lectures and oral presentations  (44):
  • An Automatic Nested Loop Pipelining method from C level behavior description
    (2013)
  • An Acceleration method and its evaluation for Coarse Grained Reconfigurable Circuit Synthesis
    (2013)
  • A Circuit Synthesis Algorithm for Coarse Grained Dynamic Reconfigurable Circuits,
    (4th IEEE LASCAS - Latin American Symposium on Circuits and Systems 2013)
  • Application-specific Arithmetic Circuit Design for a Particle Tracking Application
    (4th IEEE LASCAS - Latin American Symposium on Circuits and Systems 2013)
  • 動的再構成可能回路における回路自動生成の手法と評価
    (電子情報通信学会 リコンフィギャラブル研究会 2012)
more...
Works (1):
  • IEC/TC93 national committee secretary
    1997 -
Education (4):
  • - 1978 Osaka University
  • - 1978 Osaka University Graduate School, Division of Engineering Electronic Engineering Division
  • - 1976 Osaka University School of Engineering
  • - 1976 Osaka University Faculty of Engineering Electronic Engineering Department
Professional career (1):
  • Doctor(Engineering) (Osaka University)
Work history (9):
  • 2019/04 - 現在 大阪学院大学 教授
  • 2017/04 - 2019/03 近畿大学 非常勤講師
  • 2003/04 - 2017/03 - 近畿大学理工学部電気電子工学科 教授
  • 2002/10 - 2003/03 同社 IC事業本部 設計技術開発センタ 副所長
  • 2002/06 - 2003/03 株式会社半導体理工学研究センタ 取締役
Show all
Committee career (9):
  • 2014/04 - 現在 IEC/TC91/DAWG 国内委員会委員長
  • 2007/04 - 2014/03 IEC/TC93 国内委員会委員長
  • 2006/11 - 2007/07 国際学会SASIMI (International Workshop on Synthesis and System Integration of Mixed Technologies) 実行委員会委員長
  • 2005/04 - 2006/03 IEEE Kansai Section Circuits and Systems Society, Chair
  • 2004 - 2005 情報処理学会 システムLSI設計技術研究会主査
Show all
Awards (7):
  • 2017/10 - 経済産業省 IEC1906賞
  • 2011/10 - 経済産業省 工業標準化事業表彰経済産業大臣表彰
  • 2010/10 - 経済産業省 IEC活動推進会議議長賞
  • 2000 - 国際学会IEEE Asia and South Pacific Design Automation Conf.2000 "Best Paper Award"
  • 2000 - IEEE Asia and South Pacific Design Automation Conf.2000 "Best Paper Award"
Show all
Association Membership(s) (8):
ACM ,  IEEE ,  情報処理学会 ,  電子情報通信学会 ,  Information Processing Society of Japan ,  The Institute of Electrical and Electronics Engineers ,  Information and Communication Engineers ,  The Institute of Electronics
※ Researcher’s information displayed in J-GLOBAL is based on the information registered in researchmap. For details, see here.

Return to Previous Page