Parasitic Capacitance Modeling for On-Chip Interconnects. Proc. International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2003). 2003. vol.3, pp.1638--1641
A Parasitic Capacitance Modeling Method for Non-Planar Interconnects. Proc. Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI 2003). 2003. pp.294-299