西口大嗣, 矢原充敏, 原田裕二郎, 福原雅朗, 藤本邦昭. Design of Frequency Multiplier Based on Double-edge Counter and Its Analysis. ICIC Express Letters. 2024. Vol.15. No.1. 35-42
Mitsutoshi Yahara, Kuniaki Fujimoto, Daishi Nishiguchi, Yujiro Harada, Masaaki Fukuhara. DIGITAL FREQUENCY-LOCKED LOOP WITH WIDE LOCK-IN RANGE AND LOW FREQUENCY ERROR BASED ON MULTI-PHASE CLOCK. International Journal of Innovative Computing, Information and Control. 2022. 18. 6. 1979-1988