文献
J-GLOBAL ID:200902295010341657
整理番号:09A0167945
積層メモリを含むT-DMB受信機の159.2mW SoC製作
A 159.2mW SoC Implementation of T-DMB Receiver including Stacked Memories
著者 (10件):
LEE Joohyun
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
KIM Sungdo
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
KIM Jinkyu
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
KIM Duckhwan
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
KWON Youngsu
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
CHOI Minseok
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
PARK Kihyuk
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
KOO Bontae
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
EUM Nakwoong
(Electronics and Telecommunication Res. Inst. (ETRI), KOR)
,
LEE Hyuckjae
(Information and Communication Univ. (ICU), KOR)
資料名:
Proceedings of the IEEE Custom Integrated Circuits Conference
(Proceedings of the IEEE Custom Integrated Circuits Conference)
巻:
2008 Vol.2
ページ:
721-724
発行年:
2008年
JST資料番号:
H0843A
ISSN:
0886-5930
資料種別:
会議録 (C)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)