文献
J-GLOBAL ID:201202244053304528
整理番号:12A1031893
トラフィック認識型適応ネットワークオンチップルータを用いるスパイク神経回路網ハードウェア実装に対する相互結合密度の進歩
Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers
著者 (7件):
CARRILLO Snaider
(Intelligent Systems Res. Centre (ISRC), Univ. of Ulster, Magee Campus, Londonderry, BT48 7JL, Northern Ireland, GBR)
,
HARKIN Jim
(Intelligent Systems Res. Centre (ISRC), Univ. of Ulster, Magee Campus, Londonderry, BT48 7JL, Northern Ireland, GBR)
,
MCDAID Liam
(Intelligent Systems Res. Centre (ISRC), Univ. of Ulster, Magee Campus, Londonderry, BT48 7JL, Northern Ireland, GBR)
,
PANDE Sandeep
(Bio-Inspired Electronics and Reconfigurable Computing Res. Group (BIRC), National Univ. of Ireland, NUI Galway ...)
,
CAWLEY Seamus
(Bio-Inspired Electronics and Reconfigurable Computing Res. Group (BIRC), National Univ. of Ireland, NUI Galway ...)
,
MCGINLEY Brian
(Bio-Inspired Electronics and Reconfigurable Computing Res. Group (BIRC), National Univ. of Ireland, NUI Galway ...)
,
MORGAN Fearghal
(Bio-Inspired Electronics and Reconfigurable Computing Res. Group (BIRC), National Univ. of Ireland, NUI Galway ...)
資料名:
Neural Networks
(Neural Networks)
巻:
33
ページ:
42-57
発行年:
2012年09月
JST資料番号:
T0698A
ISSN:
0893-6080
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
イギリス (GBR)
言語:
英語 (EN)