文献
J-GLOBAL ID:201202294262010180
整理番号:12A0607972
HMMに基づく孤立単語認識における出力確率および尤度スコア計算に対する多重高速保存型一括並列処理によるVLSIアーキテクチャ
A VLSI Architecture with Multiple Fast Store-Based Block Parallel Processing for Output Probability and Likelihood Score Computations in HMM-Based Isolated Word Recognition
著者 (5件):
NAKAMURA Kazuhiro
(Graduate School of Information Sci. Nagoya Univ.)
,
SHIMAZAKI Ryo
(Graduate School of Information Sci. Nagoya Univ.)
,
YAMAMOTO Masatoshi
(Graduate School of Information Sci. Nagoya Univ.)
,
TAKAGI Kazuyoshi
(Graduate School of Informatics, Kyoto Univ.)
,
TAKAGI Naofumi
(Graduate School of Informatics, Kyoto Univ.)
資料名:
IEICE Transactions on Electronics (Institute of Electronics, Information and Communication Engineers)
(IEICE Transactions on Electronics (Institute of Electronics, Information and Communication Engineers))
巻:
E95-C
号:
4
ページ:
456-467 (J-STAGE)
発行年:
2012年
JST資料番号:
L1370A
ISSN:
0916-8524
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
日本 (JPN)
言語:
英語 (EN)