文献
J-GLOBAL ID:201702238989595234
整理番号:17A1181667
14nm UTBB FDSOI技術からのSiGeチャネルpMOSFETにおけるレイアウト効果の特性化とモデル化【Powered by NICT】
Characterization and modelling of layout effects in SiGe channel pMOSFETs from 14nm UTBB FDSOI technology
著者 (12件):
Berthelon R.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Berthelon R.
(CEA-LETI, Minatec Campus, 17 rue des Martyrs, 38054 Grenoble, France)
,
Berthelon R.
(CEMES-CNRS, 29 Rue Jeanne Marvig, 31055 Toulouse Cedex 4, France)
,
Andrieu F.
(CEA-LETI, Minatec Campus, 17 rue des Martyrs, 38054 Grenoble, France)
,
Ortolland S.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Nicolas R.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Poiroux T.
(CEA-LETI, Minatec Campus, 17 rue des Martyrs, 38054 Grenoble, France)
,
Baylac E.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Dutartre D.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Josse E.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
,
Claverie A.
(CEMES-CNRS, 29 Rue Jeanne Marvig, 31055 Toulouse Cedex 4, France)
,
Haond M.
(STMicroelectronics, 850 rue Monnet, B.P. 16, F-38926 Crolles, France)
資料名:
Solid-State Electronics
(Solid-State Electronics)
巻:
128
ページ:
72-79
発行年:
2017年
JST資料番号:
H0225A
ISSN:
0038-1101
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
イギリス (GBR)
言語:
英語 (EN)