文献
J-GLOBAL ID:201702250308822949
整理番号:17A1224492
AXI-NoC: ネットワークオンチップアーキテクチャにおけるARMプロセッサ用高性能適応ユニット
AXI-NoC: High-Performance Adaptation Unit for ARM Processors in Network-on-Chip Architectures
著者 (4件):
TRAN Xuan-Tu
(Key Laboratory for Smart Integrated Systems (SISLAB), VNU University of Engineering and Technology, a member university of Vietnam National University)
,
NGUYEN Tung
(RMIT)
,
PHAN Hai-Phong
(Key Laboratory for Smart Integrated Systems (SISLAB), VNU University of Engineering and Technology, a member university of Vietnam National University)
,
BUI Duy-Hieu
(Key Laboratory for Smart Integrated Systems (SISLAB), VNU University of Engineering and Technology, a member university of Vietnam National University)
資料名:
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences (Web)
(IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences (Web))
巻:
E100.A
号:
8
ページ:
1650-1660(J-STAGE)
発行年:
2017年
JST資料番号:
U0466A
ISSN:
1745-1337
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
日本 (JPN)
言語:
英語 (EN)