文献
J-GLOBAL ID:201702252290582554
整理番号:17A0057256
ATEと顧客ボード間のインピーダンス差によるoverkillsとunderkillsを除去するための電源インピーダンスエミュレーション【Powered by NICT】
Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board
著者 (7件):
Nakura Toru
(VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032, Japan)
,
Terao Naoki
(VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032, Japan)
,
Ishida Masahiro
(Advantest Corporation, Meiwa-machi, Gunma, 370-0718, Japan)
,
Ikeno Rimon
(VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032, Japan)
,
Kusaka Takashi
(Advantest Corporation, Meiwa-machi, Gunma, 370-0718, Japan)
,
Iizuka Tetsuya
(VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032, Japan)
,
Asada Kunihiro
(VLSI Design and Education Center (VDEC), The University of Tokyo, Tokyo, 113-0032, Japan)
資料名:
IEEE Conference Proceedings
(IEEE Conference Proceedings)
巻:
2016
号:
ITC
ページ:
1-8
発行年:
2016年
JST資料番号:
W2441A
資料種別:
会議録 (C)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)