文献
J-GLOBAL ID:201702263742032280
整理番号:17A1262281
精密CMOS RFICレイアウト生成のための効率的な2相ILPベースアルゴリズム【Powered by NICT】
An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation
著者 (7件):
Tseng Tsun-Ming
(Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany)
,
Li Bing
(Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany)
,
Yeh Ching-Feng
(Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan)
,
Jhan Hsiang-Chieh
(Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan)
,
Tsai Zuo-Min
(Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan)
,
Lin Mark Po-Hung
(Department of Electrical Engineering and the Advanced Institute of Manufacturing With High-Tech Innovations, National Chung Cheng University, Chiayi, Taiwan)
,
Schlichtmann Ulf
(Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany)
資料名:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
(IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems)
巻:
36
号:
8
ページ:
1313-1326
発行年:
2017年
JST資料番号:
B0142C
ISSN:
0278-0070
CODEN:
ITCSDI
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)