文献
J-GLOBAL ID:201702268901482854
整理番号:17A1359862
スニークパスとMLC能力に優れた免疫を特徴とする純CMOS論理14nm FinFETプラットフォーム上のフラッシュRRAMの最初の実証【Powered by NICT】
First demonstration of flash RRAM on pure CMOS logic 14nm FinFET platform featuring excellent immunity to sneak-path and MLC capability
著者 (13件):
Hsieh E. R.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Kuo Y. C.
(Department of Mechatronic Engineering, National Taiwan Normal University, Taiwan)
,
Cheng C. H.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Kuo J. L.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Jiang M. R.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Lin J. L.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Cheng H. W.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Chung Steve S.
(Department of Electronics Engineering, National Chiao Tung University, Taiwan)
,
Liu C. H.
(Department of Mechatronic Engineering, National Taiwan Normal University, Taiwan)
,
Chen T. P.
(United Microelectronics Corporation (UMC), Taiwan)
,
Yeah Y. H.
(United Microelectronics Corporation (UMC), Taiwan)
,
Chen T. J.
(United Microelectronics Corporation (UMC), Taiwan)
,
Cheng Osbert
(United Microelectronics Corporation (UMC), Taiwan)
資料名:
IEEE Conference Proceedings
(IEEE Conference Proceedings)
巻:
2017
号:
VLSI Technology
ページ:
T72-T73
発行年:
2017年
JST資料番号:
W2441A
資料種別:
会議録 (C)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)