文献
J-GLOBAL ID:201702272550336681
整理番号:17A1492720
FPGAに基づく一般化分数ロジスティック写像暗号化システム【Powered by NICT】
Generalized fractional logistic map encryption system based on FPGA
著者 (9件):
Ismail Samar M.
(Faculty of IET, German University in Cairo (GUC), Egypt)
,
Said Lobna A.
(Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt)
,
Rezk Ahmed A.
(Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt)
,
Radwan Ahmed G.
(Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt)
,
Radwan Ahmed G.
(Engineering Mathematics and Physics Dept, Faculty of Engineering, Cairo University, Giza, Egypt)
,
Madian Ahmed H.
(Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt)
,
Madian Ahmed H.
(Radiation Engineering Dept., NCRRT, Egyptian Atomic Energy Authority, Egypt)
,
Abu-Elyazeed Mohamed F.
(Electronics and Electrical Communications Eng. Dept., Cairo University, Cairo, Egypt)
,
Soliman Ahmed M.
(Electronics and Electrical Communications Eng. Dept., Cairo University, Cairo, Egypt)
資料名:
AEUe
(AEUe)
巻:
80
ページ:
114-126
発行年:
2017年
JST資料番号:
A0447A
ISSN:
1434-8411
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
ドイツ (DEU)
言語:
英語 (EN)