文献
J-GLOBAL ID:201702273949251883
整理番号:17A0965856
ビット意義駆動論理圧縮を用いたエネルギー効率の良い近似乗算器の設計【Powered by NICT】
Energy-efficient approximate multiplier design using bit significance-driven logic compression
著者 (5件):
Qiqieh Issa
(School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK)
,
Shafik Rishad
(School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK)
,
Tarawneh Ghaith
(School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK)
,
Sokolov Danil
(School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK)
,
Yakovlev Alex
(School of Electrical and Electronic Engineering, Newcastle University, Newcastle upon Tyne, NE1 7RU, UK)
資料名:
IEEE Conference Proceedings
(IEEE Conference Proceedings)
巻:
2017
号:
DATE
ページ:
7-12
発行年:
2017年
JST資料番号:
W2441A
資料種別:
会議録 (C)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)