文献
J-GLOBAL ID:201702276158475654
整理番号:17A1181760
2T構造を持つpチャネルフローティングゲートフラッシュメモリ装置の耐久性劣化と寿命モデル【Powered by NICT】
Endurance degradation and lifetime model of p-channel floating gate flash memory device with 2T structure
著者 (7件):
Wei Jiaxing
(National ASIC System Engineering Research Center, Southeast University, 210096 Nanjing, Jiangsu, China)
,
Liu Siyang
(National ASIC System Engineering Research Center, Southeast University, 210096 Nanjing, Jiangsu, China)
,
Liu Xiaoqiang
(National ASIC System Engineering Research Center, Southeast University, 210096 Nanjing, Jiangsu, China)
,
Sun Weifeng
(National ASIC System Engineering Research Center, Southeast University, 210096 Nanjing, Jiangsu, China)
,
Liu Yuwei
(CSMC Technologies Corporation, 214028 Wuxi, Jiangsu, China)
,
Liu Xiaohong
(CSMC Technologies Corporation, 214028 Wuxi, Jiangsu, China)
,
Hou Bo
(Science and Technology on Reliability Physics and Application Technology of Electronic Component Laboratory, 510610 Guangzhou, Guangdong, China)
資料名:
Solid-State Electronics
(Solid-State Electronics)
巻:
134
ページ:
58-64
発行年:
2017年
JST資料番号:
H0225A
ISSN:
0038-1101
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
イギリス (GBR)
言語:
英語 (EN)