文献
J-GLOBAL ID:201702277165818377
整理番号:17A1125315
低周波雑音特性による無接合ナノワイヤトランジスタにおける界面捕獲電荷に及ぼす基板バイアス効果の解析【Powered by NICT】
Analysis of the substrate bias effect on the interface trapped charges in junctionless nanowire transistors through low-frequency noise characterization
著者 (7件):
Doria Rodrigo Trevisoli
(Department of Electrical Engineering, Centro Universitario FEI, Av. Humberto de Alencar Castelo Branco, 3972, CEP 09850-901 Sao Bernardo do Campo, Brazil)
,
Trevisoli Renan
(Department of Electrical Engineering, Centro Universitario FEI, Av. Humberto de Alencar Castelo Branco, 3972, CEP 09850-901 Sao Bernardo do Campo, Brazil)
,
de Souza Michelly
(Department of Electrical Engineering, Centro Universitario FEI, Av. Humberto de Alencar Castelo Branco, 3972, CEP 09850-901 Sao Bernardo do Campo, Brazil)
,
Barraud Sylvain
(LETI, Commissariat a l’Energie Atomique et aux Energies Alternatives, 68B Avenue des Martyrs, 38000 Grenoble, France)
,
Vinet Maud
(LETI, Commissariat a l’Energie Atomique et aux Energies Alternatives, 68B Avenue des Martyrs, 38000 Grenoble, France)
,
Faynot Olivier
(LETI, Commissariat a l’Energie Atomique et aux Energies Alternatives, 68B Avenue des Martyrs, 38000 Grenoble, France)
,
Pavanello Marcelo Antonio
(Department of Electrical Engineering, Centro Universitario FEI, Av. Humberto de Alencar Castelo Branco, 3972, CEP 09850-901 Sao Bernardo do Campo, Brazil)
資料名:
Microelectronic Engineering
(Microelectronic Engineering)
巻:
178
ページ:
17-20
発行年:
2017年
JST資料番号:
C0406B
ISSN:
0167-9317
CODEN:
MIENEF
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
オランダ (NLD)
言語:
英語 (EN)