文献
J-GLOBAL ID:201802266758233145
整理番号:18A0844973
クロック付き磁歪支援SPintronicデバイスの設計とシミュレーション【JST・京大機械翻訳】
Clocked Magnetostriction-Assisted Spintronic Device Design and Simulation
著者 (8件):
Mousavi Iraei Rouhollah
(Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA)
,
Kani Nickvash
(Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA)
,
Dutta Sourav
(Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA)
,
Nikonov Dmitri E.
(Components Research Group, Intel Corporation, Hillsboro, OR, USA)
,
Manipatruni Sasikanth
(Components Research Group, Intel Corporation, Hillsboro, OR, USA)
,
Young Ian A.
(Components Research Group, Intel Corporation, Hillsboro, OR, USA)
,
Heron John T.
(Department of Materials Science and Engineering, University of Michigan, Ann Arbor, MI, USA)
,
Naeemi Azad
(Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA)
資料名:
IEEE Transactions on Electron Devices
(IEEE Transactions on Electron Devices)
巻:
65
号:
5
ページ:
2040-2046
発行年:
2018年
JST資料番号:
C0222A
ISSN:
0018-9383
CODEN:
IETDAI
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)