文献
J-GLOBAL ID:201802292097714698
整理番号:18A0973535
LPCVD Si_3N_4適合自己終端,低損傷アノードレス技術を用いた高V_ON均一性の低オン抵抗GaN Schottky障壁ダイオード【JST・京大機械翻訳】
Low ON-Resistance GaN Schottky Barrier Diode With High $V_{¥mathrm{ON}}$ Uniformity Using LPCVD Si3N4 Compatible Self-Terminated, Low Damage Anode Recess Technology
著者 (7件):
Gao Jingnan
(School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China)
,
Jin Yufeng
(School of Electronic and Computer Engineering, Peking University Shenzhen Graduate School, Shenzhen, China)
,
Xie Bing
(Institute of Microelectronics, Peking University, Beijing, China)
,
Wen Cheng P.
(Institute of Microelectronics, Peking University, Beijing, China)
,
Hao Yilong
(Institute of Microelectronics, Peking University, Beijing, China)
,
Shen Bo
(School of Physics, Peking University, Beijing, China)
,
Wang Maojun
(Institute of Microelectronics, Peking University, Beijing, China)
資料名:
IEEE Electron Device Letters
(IEEE Electron Device Letters)
巻:
39
号:
6
ページ:
859-862
発行年:
2018年
JST資料番号:
B0344B
ISSN:
0741-3106
CODEN:
EDLEDZ
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)