文献
J-GLOBAL ID:201902212316964498
整理番号:19A0489008
HTTPトラヒック生成のための多コアプロセッサに基づくスケーラブル並列アーキテクチャ【JST・京大機械翻訳】
A Scalable Parallel Architecture Based on Many-Core Processors for Generating HTTP Traffic
著者 (6件):
Wang Xinheng
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
,
Xu Chuan
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
,
Jin Wenqiang
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
,
Wang Jiajie
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
,
Wang Qianyun
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
,
Zhao Guofeng
(Future Network Research Center, Chongqing University of Posts and Telecommunications, Chongqing 400065, China)
資料名:
Applied Sciences (Web)
(Applied Sciences (Web))
巻:
7
号:
2
ページ:
154
発行年:
2017年
JST資料番号:
U7135A
ISSN:
2076-3417
資料種別:
逐次刊行物 (A)
記事区分:
原著論文
発行国:
スイス (CHE)
言語:
英語 (EN)