文献
J-GLOBAL ID:201902238134792321
整理番号:19A0518960
オンチップ基板バイアス電圧制御技術を用いた40nm CMOS VバンドVCO【JST・京大機械翻訳】
A 40 nm CMOS V-band VCO with on-chip body bias voltage control technique
著者 (7件):
Zhou Qian
(Institute of Microelectronics and Photoelectronics, Zhejiang University, Hangzhou, China)
,
Zhang Shifeng
(Institute of Microelectronics and Photoelectronics, Zhejiang University, Hangzhou, China)
,
Jie Lu
(Institute of Microelectronics and Photoelectronics, Zhejiang University, Hangzhou, China)
,
Feng Guangtao
(Semiconductor Manufacturing International Corporation, Shanghai, China)
,
Han Yan
(Institute of Microelectronics and Photo Electronics, Zhejiang University, Hangzhou, China)
,
Han Xiaoxia
(Institute of Microelectronics and Photoelectronics, Zhejiang University, Hangzhou, China)
,
Ray C. C. Cheung
(Department of Electronic Engineering, City University of Hong Kong, Hong Kong)
資料名:
IEEE Conference Proceedings
(IEEE Conference Proceedings)
巻:
2016
号:
CCIS
ページ:
177-180
発行年:
2016年
JST資料番号:
W2441A
資料種別:
会議録 (C)
記事区分:
原著論文
発行国:
アメリカ合衆国 (USA)
言語:
英語 (EN)