Reconfigurable Instruction-Level Parallel Processor Architecture. Proc. of the Eighth Asia-Pacific Computer Systems Architecture COnference (ACSAC2003). 2003. pp.208-220
A Design of Hadamard Transform with Dynamically Alterability of Block Size and Parallelism. Technical Report of IEICE. 2003. VLD 2003-22 pp.157-164