Akiyoshi Tanaka, Ryota Yamamoto, Shinji Ito, Shinya Honda, Masato Edahiro. A Case Study of DNN Pre-Process with System-Level Design on FPGA. Proceedings of IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL Chips 24). 2021
Ryota Yamamoto, Shinya Honda, Masato Edahiro. A Hiding External Memory Access Latency by Prefetch Architecture for DNN Accelerator Available on High-Level Synthesis. Proceedings of The 23rd Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI). 2021. 213-218
