Takagi Kazuyoshi

タカギカズヨシ | Takagi Kazuyoshi

Affiliation and department：
Job title： Professor
Homepage URL (1)： http://www.arch.info.mie-u.ac.jp/

Research field (4)： Electronic devices and equipment , Information networks , Computer systems , Information theory

Research keywords (6)：超伝導ディジタル回路 , 論理設計支援 , 論理回路設計 , Superconductive Digital Circuits , Computer-Aided Logic Design , Logic Circuit Design

Research theme for competitive and other funds (24)：

2018 - 2021 Researches on Testing and Reliable Design of Superconducting Rapid Single-Flux-Quantum Circuits
2016 - 2020 Studies on hardware assist of floating point function calculation
2015 - 2018 Studies on Layout Design Methods for Logic Circuits using Superconducting Devices
2012 - 2015 studies on high-reliability timing design methods for logic circuits using advanced devices
2012 - 2015 Research on high-performance and highly-dependable floating-point arithmetic unit arrays by contriving data representation

Show all

Papers (102)：

Nobutaka Kito, Takahiro Kawaguchi, Kazuyoshi Takagi, Naofumi Takagi. Technology Mapping With Clockless Gates for Logic Stage Reduction of RSFQ Logic Circuits. IEEE Transactions on Applied Superconductivity. 2023. 33. 5. 1-5
Masamitsu Tanaka, Ryo Sato, Akira Fujimaki, Kazuyoshi Takagi, Naofumi Takagi. Execution of stored programs by a rapid single-flux-quantum random-access-memory-embedded bit-serial microprocessor using 50-GHz clock frequency. Applied Physics Letters. 2023. 122. 19
Takahiro Kawaguchi, Kazuyoshi Takagi, Naofumi Takagi. Static Timing Analysis for Single-Flux-Quantum Circuits Composed of Various Gates. IEEE Transactions on Applied Superconductivity. 2022. 32. 5. 1-9
Nobutaka Kito, Kazuyoshi Takagi, Naofumi Takagi. Logic-Depth-Aware Technology Mapping Method for RSFQ Logic Circuits With Special RSFQ Gates. IEEE Transactions on Applied Superconductivity. 2022. 32. 4. 1-5
Mingyang Kou, Pei-Yi Cheng, Jun Zeng, Tsung-Yi Ho, Kazuyoshi Takagi, Hailong Yao. Splitter-Aware Multiterminal Routing with Length-Matching Constraint for RSFQ Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2021. 40. 11. 2251-2264

ｍore...

MISC (315)：

Supporting TOPPERS/ASP3 Kernel to mROS to Improve its Capability. Proceedings of Asia Pacific Conference on Robot IoT System Development and Platform. 2020. 2019. 31-32
A functionality expansion of the lightweight runtime environment mROS for the user defined message types. Proceedings of Asia Pacific Conference on Robot IoT System Development and Platform. 2020. 2019. 1-7
mROS: A Lightweight Runtime Environment of ROS 1 nodes for Embedded Devices. 2020. 61. 2
鬼頭信貴, 高木一義. An RSFQ Variable-Precision Matrix Multiplier Utilizing Bit-Level Processing. 電子情報通信学会大会講演論文集(CD-ROM). 2020. 2020
A functionality expansion of the lightweight runtime environment mROS for the user defined message types. 2019. 2019. 62-69

ｍore...

Works (9)：

ｍore...

Education (6)：

- 1995 Kyoto University
- 1995 Kyoto University Graduate School, Division of Engineering Department of Information Science
- 1993 Kyoto University
- 1993 Kyoto University Graduate School, Division of Engineering Department of Information Science
- 1991 Kyoto University Faculty of Engineering

Show all

Professional career (2)：

Work history (10)：

2019/04 - 現在 Mie University Dept. Information Engineering, G.S. Information Engineering Professor
2011/04 - 2019/03 Kyoto University Dept. Communications and Computer Engineering, G.S. Informatics Associate Professor
2007/04 - 2018/03 The University of Tokyo VDEC Cooperative Researcher
2007/04 - 2011/03 Nagoya University Dept. Information Engineering, G.S. Information Science Associate Professor
2006/07 - 2007/03 Nagoya University Dept. Information Engineering, G.S. Information Science Associate Professor

Show all

Association Membership(s) (4)：

LAシンポジウム , 情報処理学会 , 電子情報通信学会 , IEEE

※ Researcher’s information displayed in J-GLOBAL is based on the information registered in researchmap. For details, see here.

Return to Previous Page