Wakatani Akiyoshi

ワカタニアキヨシ | Wakatani Akiyoshi

Affiliation and department：
Job title： Professor

Research field (2)： Information networks , Computer systems

Research keywords (3)： -Parallel Processing , 並列処理 , Parallel Processing

Research theme for competitive and other funds (6)：

Show all

Papers (82)：

若谷彰良. CVRPに対する量子アニーリング方式の決定変数削減. 甲南大学紀要知能情報学編. 2024. 17. 1. 1-10
Akiyoshi Wakatani, Toshiyuki Maeda. PROTOTYPE OF A SELF-STUDY WEB APPLICATION SUITE FOR PARALLEL PROGRAMMING EDUCATION. INTED Proceedings. 2024. 1. 261-270
若谷彰良, 前田利之. 生成AI を用いたC言語プログラミング学習のための助言システムの試作. 甲南大学紀要知能情報学編. 2024. 16. 2. 7-16
Akiyoshi Wakatani. Incremental Auto-Tuning for Hybrid Parallelization Using OpenCL. 2023 IEEE 12th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS). 2023. 2. 5-9
若谷彰良, 中谷秋栄. 再帰関数を含むアプリケーションに対するOpenCLのハイブリッド並列. 甲南大学紀要知能情報学編. 2023. 16. 1. 1-6

ｍore...

MISC (53)：

若谷彰良. メニーコア時代の並列プログラミング. 甲南大学紀要知能情報学編. 2013. 6. 2. 175-184
Murakami Akio, Wakatani Akiyoshi. B-006 GPGPU implementation of VQ codebook generation using Aggressive PNN method. 2012. 11. 1. 177-178
KADOTA Hiroshi, WAKATANI Akiyoshi. A Design of an Adaptive Network on Chip for the Many-core System. IEICE technical report. 2010. 109. 462. 181-186
KADOTA Hiroshi, WAKATANI Akiyoshi. A Study of Topology-adaptive Network-on-Chip for Many-Core SoC. IEICE technical report. 2009. 109. 198. 85-90
KADOTA Hiroshi, WAKATANI Akiyoshi. A Proposal of an Adaptive Network on Chip for Multi-Core SoC. IEICE technical report. 2009. 108. 478. 117-122

ｍore...

Books (5)：

Multi-step parallel PNN algorithm for distributed-memory systems
Computer and Information Science,Studies in Computational Intelligence, pp. 41-51, May. 2008 2008 ISBN:3540791868
Parallelization of VQ Codebook Generation using Lazy PNN Algorithm
Parallel Computing: Software Technology, Algorithms, Architectures & Applications,Editors; G. Joubert et al., Elsevier Science, pp.415-422 2004 ISBN:0444516891
Parallel Programming Language ADETRAN in "Parallel Language and Compiler Research in Japan"
Kluwer Academic 1995
Parallel Language and Compiler Research in Japan(共著)
Kluwer Academic publishers 1995
超並列コンピュータ ADENARTの構成とソフトウエア
工業調査会 1992

Works (1)：

Education (2)：

Professional career (1)：

Work history (12)：

2008/04/01 - 現在 KONAN UNIVERSITY Faculty of Intelligence and Informatics Professor
2020/04/01 - 2021/03/31 KONAN UNIVERSITY Graduate School of Natural Science (Masters Degree Program) Graduate School of Natural Science Deprtment of Intelligent Systems and Informatics (Masters Degree Program)
2016/04/01 - 2018/03/31 KONAN UNIVERSITY Faculty of Intelligence and Informatics Faculty of Intelligence and Informatics Department of Intelligence and Informatics
2011/04/01 - 2012/03/31 KONAN UNIVERSITY Graduate School of Natural Science (Masters Degree Program) Graduate School of Natural Science Deprtment of Information Science and Systems Engineering (Masters Degree Program)
2010/04/01 - 2011/03/31 KONAN UNIVERSITY Faculty of Science and Engineering Faculty of Science and Engineering Department of Information Science and Systems Engineering

Show all

Association Membership(s) (4)：

情報処理学会 , IEEE Computer Society , IEEE Computer Society (国外) , 情報処理学会(国内)

※ Researcher’s information displayed in J-GLOBAL is based on the information registered in researchmap. For details, see here.

Return to Previous Page