Rchr
J-GLOBAL ID:200901050844397904
Update date: May. 15, 2020
Goto Gensuke
ゴトウ ゲンスケ | Goto Gensuke
Contact this researcher
You can send email directly to the researcher.
Homepage URL (1):
http://goto.yz.yamagata-u.ac.jp/
Research field (3):
Electronic devices and equipment
, Information networks
, Computer systems
Research keywords (6):
コンピュータ・アーキテクチャ
, 設計CAD
, LSI設計
, Computer-Aided Design
, System-on-a-Chip
, LSI Design
Research theme for competitive and other funds (10):
2002 - 2004 低電力超高速マイクロプロセッサのアーキテクチャに関する研究
2002 - 2004 Low-Power and Ultra-High-Speed Processor Architecture
2001 - 低電力回路方式
2001 - Low-Power Circuit Design
専用プロセッサ・アーキテクチャ
システムオンチップ設計手法の研究
システムLSI設計
Processor Architecture for a Dedicated System
Design Methodology for System-on-a-chip
System-on-a-Chip Design
Show all
MISC (8):
Recent Development of System ULSI's in Japan. Int'l Conf. Computer Systems Technology for Industrial Applications, Hsinchu, Taiwan. 1998. 57-62
G Goto, A Inoue, R Ohe, S Kashiwakura, S Mitarai, T Tsuru, T Izawa. A 4.1-ns compact 54 x 54-b multiplier utilizing sign-select booth encoders. IEEE JOURNAL OF SOLID-STATE CIRCUITS. 1997. 32. 11. 1676-1682
A Multipurpose Single Chip JBIG Based Compression/Decomposition System. IEEE Int's Conf. on Consumer Electronics, Rosemont, IL., USA. 1995. 282-283
Considerations for System Development of One-Chip Video MUSE(HDTV) Decoder. IEEE Transactions on Consumer Electronics. 1995. 41. 3. 958-962
Y HIROSE, H ANBUTSU, K YAMASHITA, G GOTO. A VLSI PROCESSOR ARCHITECTURE FOR A BACKPROPAGATION ACCELERATOR. IEICE TRANSACTIONS ON ELECTRONICS. 1992. E75C. 10. 1223-1231
more...
Patents (9):
乗算回路、該乗算回路を構成する加算回路、該乗算回路の部分積ビット圧縮方法、および、該乗算回路を適用した大規模半導体集積回路
並列形全加算器の桁上げ伝搬回路
論理回路
2進演算器
2進演算器
more...
Books (2):
"Fast adders and Multipliers", The Computer Engineering Handbook,
CRC Press, London, NY, and Washington, D.C. 2002
システムオンチップ技術(共著)
電子情報通信ハンドブック,電子情報通信学会編,オーム社 1998
Works (2):
低消費電力回路の研究
2001 - 2003
Low-Power Circuit Design
2001 - 2003
Education (4):
- 1971 Osaka University
- 1971 Osaka University Graduate School, Division of Engineering Science
- 1969 Osaka University School of Engineering Science Direct Affiliates
- 1969 Osaka University Faculty of Engineering Science
Professional career (2):
Master of Engineering (Osaka University)
Doctor of Engineering (Osaka University)
Work history (3):
1971 - 2001 富士通研究所 研究員
1971 - 2001 Fujitsu Laboratories, Ltd.
Yamagata University Graduate School of Science and Engineering Professor
Committee career (1):
1997 - 電子情報通信学会 集積回路研究専門委員長
Awards (2):
2003 - 電子情報通信学会フェロー
2003 - IEICE Fellow
Association Membership(s) (4):
IEEE
, 情報処理学会
, 電子情報通信学会
, IEEE
※ Researcher’s information displayed in J-GLOBAL is based on the information registered in
researchmap
.
For details, see here
.
Return to Previous Page
TOP
BOTTOM