Art
J-GLOBAL ID：200902001375973926
Reference number：90A0741239
A hypothetical reasoning system with constraint handling mechanism and its application to the design of circuit blocks.
制約評価機構付き仮説推論システムとその回路ブロック設計への応用
-
Publisher site
Copy service
{{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=90A0741239©=1") }}
-
Access JDreamⅢ for advanced search and analysis.
{{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=90A0741239&from=J-GLOBAL&jstjournalNo=X0330A") }}
Author (2)：
,
Material：
Volume：
5
Issue：
5
Page：
640-648
Publication year：
Sep. 1990
JST Material Number：
X0330A
ISSN：
0912-8085
Document type：
Article
Article type：
原著論文
Country of issue：
Japan (JPN)
Language：
JAPANESE (JA)
Thesaurus term：
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
JST classification (2)：
JST classification
Category name(code) classified by JST.
Artificial intelligence
, Electronic circuits in general
Terms in the title (5)：
Terms in the title
Keywords automatically extracted from the title.
,
,
,
,
Return to Previous Page
