Art
J-GLOBAL ID:200902002022437849   Reference number:84A0009053

Design of totally self-checking circuits with an unrestricted stuck-at fault-set using redundancy in space and time domains.

時間空間領域冗長を使った無制限固定故障集合に関する全自己検査回路の設計
Author (2):
Material:
Volume: 32  Issue:Page: 464-475  Publication year: May. 1983 
JST Material Number: C0233A  ISSN: 0018-9340  CODEN: ICTOB4  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=84A0009053&from=J-GLOBAL&jstjournalNo=C0233A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Measurement,testing and reliability of solid-state devices 

Return to Previous Page