Art
J-GLOBAL ID:200902023227027527
Reference number:86A0553761
Test generation for circuits described in procedural hardware description languages (HDLs).
手順的ハードウエア記述言語で記述された回路のためのテスト生成
-
Publisher site
Copy service
{{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=86A0553761©=1") }}
-
Access JDreamⅢ for advanced search and analysis.
{{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=86A0553761&from=J-GLOBAL&jstjournalNo=A0883A") }}
Author (2):
,
Material:
Volume:
18
Issue:
1/5
Page:
371-379
Publication year:
Dec. 1986
JST Material Number:
A0883A
ISSN:
0165-6074
CODEN:
MMICDT
Document type:
Article
Article type:
原著論文
Country of issue:
Netherlands (NLD)
Language:
ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
JST classification (1):
JST classification
Category name(code) classified by JST.
Digital computer hardwares in general
Terms in the title (4):
Terms in the title
Keywords automatically extracted from the title.
,
,
,
Return to Previous Page