Art
J-GLOBAL ID:200902076897897472   Reference number:84A0382295

Device design for the submicrometer p-channel FET with n+ polysilicon gate.

n+ポリシリコンゲートをもつサブミクロンメータpチャネルFETの素子設計
Author (2):
Material:
Volume: 31  Issue:Page: 964-968  Publication year: Jul. 1984 
JST Material Number: C0222A  ISSN: 0018-9383  CODEN: IETDAI  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=84A0382295&from=J-GLOBAL&jstjournalNo=C0222A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Transistors 
Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page