Art
J-GLOBAL ID:200902079084813874   Reference number:86A0415152

Reconfigurable architectures for VLSI processing arrays.

VLSI処理アレイのための再構成可能なアーキテクチャ
Author (2):
Material:
Volume: 74  Issue:Page: 712-722  Publication year: May. 1986 
JST Material Number: D0378A  ISSN: 0018-9219  CODEN: IEEPAD  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=86A0415152&from=J-GLOBAL&jstjournalNo=D0378A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Special-purpose arithmetic and control units 
Terms in the title (4):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page