Art
J-GLOBAL ID：200902091146431442   Reference number：81A0121505

Checking and delay system.

回路チェック及び回路遅延計算を行うシステム
Author (3)：
ASHWORTH A

About ASHWORTH A

, 
WANG D Y

About WANG D Y

, 
WONG R C

About WONG R C


Material：
IBM Technical Disclosure Bulletin  (IBM Tech Disclosure Bull)

About IBM Technical Disclosure Bulletin


Volume： 23  Issue： 5  Page： 1959-1960  Publication year： Oct. 1980 
JST Material Number： E0292B  ISSN： 0018-8689  CODEN： IBMTA  Document type： Article
Article type： 解説  Country of issue： United States (USA)  Language： ENGLISH (EN)
Thesaurus term：
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
circuit design

About circuit design

,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=81A0121505&from=J-GLOBAL&jstjournalNo=E0292B") }}
JST classification (1)：
JST classification
Category name(code) classified by JST.
Electronic circuits in general 
(NC05010N)

About Electronic circuits in general

Terms in the title (3)：
Terms in the title
Keywords automatically extracted from the title.
チェック

About チェック

, 
回路遅延

About 回路遅延

, 
計算

About 計算


Return to Previous Page

TOP

BOTTOM