A New RISC Processor Architecture for MPEG-2 Decoding.

YAMADA K; KOJIMA M; SHIMIZU T; SATO F; MIZUNO T

Art

J-GLOBAL ID：200902150644131703 Reference number：02A0375583

A New RISC Processor Architecture for MPEG-2 Decoding.

MPEG-2のデコード用の新しいRISCプロセッサの構成

Publisher site Copy service {{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=02A0375583&COPY=1") }}
Access JDreamⅢ for advanced search and analysis. {{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=02A0375583&from=J-GLOBAL&jstjournalNo=C0219A") }}

Author (5)： , , , ,
Material：
Volume： 48 Issue： 1 Page： 143-150 Publication year： Feb. 2002
JST Material Number： C0219A ISSN： 0098-3063 CODEN： ITCEDA Document type： Article
Article type：原著論文 Country of issue： United States (USA) Language： ENGLISH (EN)

,...

To see more with JDream III (charged). {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=02A0375583&from=J-GLOBAL&jstjournalNo=C0219A") }}

Special-purpose arithmetic and control units , Television in general

, , ,

Return to Previous Page