A fundamental study on the shallow resistivity mapping technique using capacitive electrodes.
キャパシタ電極を用いた浅部比抵抗マッピング法実用化のための基礎研究
Publisher site
{{ this.onShowPLink() }}
Copy service
{{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=95A1005424©=1") }}
Volume:
92nd
Page:
414-417
Publication year:
Jun. 1995
JST Material Number:
L2581A
Document type:
Proceedings
Country of issue:
Japan (JPN)
Language:
JAPANESE (JA)