Art
J-GLOBAL ID:200902190243334603   Reference number:94A0403274

A Parallelizing Compiler Technique for Loops with Irregular Accesses. New Algorithms to Improve the Performance of the Inspector/Executor.

不規則アクセスを伴うループの並列化コンパイル技法 Inspector/Executorアルゴリズムの高速化
Author (6):
Material:
Volume: 35  Issue:Page: 532-541  Publication year: Apr. 1994 
JST Material Number: Z0778A  ISSN: 0387-5806  Document type: Article
Article type: 原著論文  Country of issue: Japan (JPN)  Language: JAPANESE (JA)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=94A0403274&from=J-GLOBAL&jstjournalNo=Z0778A") }}
JST classification (2):
JST classification
Category name(code) classified by JST.
Language processors  ,  Digital computer systems in general 
Reference (5):

Return to Previous Page