Art
J-GLOBAL ID:200902192136043720   Reference number:96A0577842

An Efficient Charge Recovery Logic Circuit.

効率的な電荷回復型論理回路
Author (2):
Material:
Volume: 31  Issue:Page: 514-522  Publication year: Apr. 1996 
JST Material Number: B0761A  ISSN: 0018-9200  CODEN: IJSCBC  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=96A0577842&from=J-GLOBAL&jstjournalNo=B0761A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Logic circuits 
Terms in the title (3):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page