Art

J-GLOBAL ID：200902198348565679   Reference number：99A0693871

VLSI Design and CAD Algorithms. Layout Abstraction and Technology Retargeting for Leaf Cells.

リーフセルのためのレイアウト抽出及びテクノロジー再ターゲッティング

Author (5)： FUKUI M (Matsushita Electric Industrial Co., Ltd., Moriguchi-shi, JPN) ,  SHINOMIYA N (Matsushita Electric Industrial Co., Ltd., Moriguchi-shi, JPN) ,  SAIKA S (Matsushita Electric Industrial Co., Ltd., Moriguchi-shi, JPN) ,  AKINO T (Kinki Univ. Wakayama-ken, JPN) ,  KUNINOBU S (Matsushita Electric Industrial Co., Ltd., Moriguchi-shi, JPN)
Material： IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences (Institute of Electronics, Information and Communication Engineers)  (IEICE Trans Fundam Electron Commun Comput Sci (Inst Electron Inf Commun Eng))
Volume： E81-A  Issue： 12  Page： 2492-2500  Publication year： Dec. 1998 
JST Material Number： F0699C  ISSN： 0916-8508  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： *VLSI ,...

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=99A0693871&from=J-GLOBAL&jstjournalNo=F0699C") }}

JST classification (1)： Semiconductor integrated circuit  (NC03162T)

Reference (14)：

• SMITH, P. The VIVID system approach to technology independence. Proc. 23rd Design Automation Conference. 1984, 115-122
• BURNS, J. SPARKS: A new constraintbased IC symbolic layout spacer. Proc. IEEE CICC. 1986, 534-539
• LAKOS, J. Technology retargeting for IC layout. Proc. 34th Design Automation Conference. 1997, 460-465
• GIBSON, D. SLIC - Symbolic layout of integrated circuits. Proc. 13th Annual Design Automation Conference. 1976, 434-440
• HSUEH, M. Y. Computer-aided layout of LSI circuit building-blocks. Proc. 1979 IEEE International Symposium on Circuits and Systems. 1979, 474-477

Terms in the title (5)： リーフ ,  セル ,  レイアウト ,  テクノロジー ,  ターゲッティング