Art
J-GLOBAL ID:200902208742758259   Reference number:03A0325895

FPGA Speed Improvement mixing Multiple Gate Width Routing Switches

複数ゲート幅の配線スイッチの混在によるFPGAの動作速度向上
Author (2):
Material:
Volume: 102  Issue: 685(ICD2002 211-219)  Page: 43-48  Publication year: Mar. 06, 2003 
JST Material Number: S0532B  ISSN: 0913-5685  Document type: Proceedings
Article type: 原著論文  Country of issue: Japan (JPN)  Language: JAPANESE (JA)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=03A0325895&from=J-GLOBAL&jstjournalNo=S0532B") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Semiconductor integrated circuit 
Terms in the title (3):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page