Art
J-GLOBAL ID:201002065239729085   Reference number:76A0220152

On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique.

電圧増倍技術を用いたMNOS集積回路における高電圧発生
Author (1):
Material:
Volume: 11  Issue:Page: 374-378  Publication year: 1976 
JST Material Number: B0761A  ISSN: 0018-9200  CODEN: IJSCB  Document type: Article
Article type: 解説  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=76A0220152&from=J-GLOBAL&jstjournalNo=B0761A") }}
Terms in the title (2):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page