Art
J-GLOBAL ID:201002243464798571   Reference number:10A0277270

Compact Reconfigurable BDD Logic Circuits utilizing GaAs Nanowire Network

GaAsナノワイヤネットワークを主体としたコンパクトな再構成可能BDD論理回路の検討
Author (4):
Material:
Volume: 109  Issue: 422(ED2009 196-211)  Page: 71-76  Publication year: Feb. 15, 2010 
JST Material Number: S0532B  ISSN: 0913-5685  Document type: Proceedings
Article type: 原著論文  Country of issue: Japan (JPN)  Language: JAPANESE (JA)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

JST classification (1):
JST classification
Category name(code) classified by JST.
Logic circuits 
Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page