Art
J-GLOBAL ID:201602011931198156   Reference number:72A0270624

An efficient algorithm for generating complete testsets for combinational logic circuits.

組合せ論理回路の完全検査集合を生成する効率のよいアルゴリズム
Author (2):
Material:
Volume: 20  Issue: 11  Page: 1245-1251  Publication year: 1971 
JST Material Number: C0233A  ISSN: 0018-9340  CODEN: ICTOB4  Document type: Article
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page