Art

J-GLOBAL ID：201702231930534639   Reference number：17A0359588

Secure data processing with massive-parallel SIMD matrix for embedded SoC in digital-convergence mobile devices

ディジタルコンバージェンスモバイルデバイスにおける組込み型SoCのための超並列SIMDマトリックスを用いたセキュアデータ処理

Author (3)： Kumaki Takeshi (Department of Electronic and Computer Engineering, Ritsumeikan University, 1-1-1, Noji-Higashi, Kusatsu, Shiga 525-8577, Japan) ,  Koide Tetsushi (Research Institute for Nanodevice and Bio Systems, Hiroshima University, 1-4-2, Kagamiyama, Higashi-Hiroshima, Hiroshima 739-8527, Japan) ,  Fujino Takeshi (Department of Electronic and Computer Engineering, Ritsumeikan University, 1-1-1, Noji-Higashi, Kusatsu, Shiga 525-8577, Japan)
Material： IEEJ Transactions on Electrical and Electronic Engineering  (IEEJ Trans Electr Electron Eng)
Volume： 12  Issue： 1  Page： 96-104  Publication year： Jan. 2017 
JST Material Number： W1854A  ISSN： 1931-4973  Document type： Article
Article type： 原著論文  Country of issue： United States (USA)  Language： ENGLISH (EN)

Thesaurus term： *fusion ,  digital method ,  *public key cryptography ,  national standard ,  *security system ,  *parallel processing ,  code ,  *microprocessor ,  *data processing ,  parallel arithmetic ,  *SIMD machine ,  *VLSI ,  *mobile terminal ,  secret key cryptosystem ,  electric power consumption ,  algorithm ,  secret ,  information processing ,  energy efficiency ,  *RISC machine ,  *build-in processor ,  bit slice microprocessor ,  mobile device ,  block cipher ,  cryptography algorithm ,  encryption processing ,  *AES ,  interleaved codes
Semi thesaurus term： *digital convergence ,  *DES cryptogram ,  *AES ,  interleaved code ,  インターリーブ ,  massive parallel computing ,  SOC

Author keywords (8)： digital-convergence ,  DES ,  triple-DES ,  AES ,  parallel processing ,  interleaved implementation ,  bitslice implementation ,  embedded processor

JST classification (2)： Code theory  (ND02030R) ,  General-purpose arithmetic and control units  (JC04020N)

Reference (35)：

• Uchiyama K. Processor technologies for system LSI's. Journal of IEICE; 2012; 95(7): 582-588.
• Abe Y, Ikeda H, Emura M. Security technologies for smartphones. Magazine FUJITSU; 2012; 65(5): 603-609.
• Phifer L. How mobile device encryption works to protect sensitive data. TechTarget. 2015. http://searchconsumerization.techtarget.com/tip/How-mobile-device-encryption-works-to-protect-sensitive-data. Accessed December 25, 2013.
• Intel Corporation. Securing the Enterprise with Intel AES-NI. TechTarget 2015. http://www.intel.com/content/dam/doc/whitepaper/enterprise-security-aes-ni-white-paper.pdf.
• Nakajima M, Noda H, Dosaka K, Nakata K, Higashida M, Yamamoto O, Mizumoto K, Kondo H, Shimazu Y, Arimoto K, Saitoh K, Shimizu T. A 40GOPS 250 mW massively parallel processor based on matrix architecture. ISSCC Digest of Technical Papers. 2006; 410-412.

Terms in the title (4)： 組込み ,  SOC ,  SIMD ,  マトリックス