Art
J-GLOBAL ID:202002248320554301   Reference number:20A0220542

A Low Power Miller Compensation Technique for Two Stage Op-amp in 65nm CMOS Technology

65nm CMOS技術による2段演算増幅器のための低電力Miller補償技術【JST・京大機械翻訳】
Author (5):
Material:
Volume: 2019  Issue: ICCCNT  Page: 1-5  Publication year: 2019 
JST Material Number: W2441A  Document type: Proceedings
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Abstract/Point:
Abstract/Point
Japanese summary of the article(about several hundred characters).
All summary is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
A critical review of the Mille...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=20A0220542&from=J-GLOBAL&jstjournalNo=W2441A") }}
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
, 【Automatic Indexing@JST】
JST classification (1):
JST classification
Category name(code) classified by JST.
Amplification circuits 
Terms in the title (4):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page