Shinogi Tsuyoshi

シノギツヨシ | Shinogi Tsuyoshi

Affiliation and department：
Job title： Professor
Homepage URL (1)： http://www.ip.elec.mie-u.ac.jp/~shinogi/

Research field (2)： Information networks , Computer systems

Research keywords (4)：並列分散処理 , LSIのテスト , parallel / distributed processing , testing of LSI

Research theme for competitive and other funds (2)：

MISC (35)：

システムオンチップLSIの効率的なコアテスティングのためのコア間ベクトルオーバラッピング法の提案(共著). 電子情報通信学会論文誌D-I. 2004. Vol.J87-D-I,No.6,pp.702-711
Test Vector Overlapping for Test Cost Reduction in Parallel Testing of Cores with Multiple Scan Chains(共著). 5th Workshop on RTL and High Level Testing(WRTLT04). 2004. pp.117-122
On Generating Test Data with High Compressibility(共著). 5th Workshop on RTL and High Level Testing(WRTLT04). 2004. pp.59-64
Test Data Compression Technique Using Selective Don’t-Care Identification(共著). Asia and South Pacific Design Automation Conference 2004. 2004. pp. 230-233
On Test Data Compression Using Selective Don't-Care Identification(共著). 4th Workshop on RTL and High Level Testing(WRTLT03). 2003. pp.104-109

ｍore...

Education (4)：

- 1998 Mie University
- 1998 Mie University Graduate School, Division of Engineering
- 1977 Tokyo Institute of Technology School of Science Dept. of Information Science
- 1977 Tokyo Institute of Technology Faculty of Science Department of Information Science

Professional career (1)：

Work history (8)：

Show all

Awards (1)：

Association Membership(s) (3)：

IEEE , 情報処理学会 , 電子情報通信学会

※ Researcher’s information displayed in J-GLOBAL is based on the information registered in researchmap. For details, see here.

Return to Previous Page