Hiroyuki Nakayama, Kiyoharu Hamaguchi. Error Detection Capacity of SAT-based Coverage-driven Design Verification'', 23rd Synthesis and Simulation Meeting and International Interchange, pp. 225-228, March 2021. 23rd Synthesis and Simulation Meeting and International Interchange,. 2021. 225-228
Kiyoharu Hamaguchi. Parallelizing SAT-based Coverage-Driven Design Verification. 22nd Synthesis and Simulation Meeting and International Interchange. 2019. 292-295
HAMAGUCHI KIYOHARU, MASUDA KAZUYA, KASHIWABARA TOSHONOBU. Approximate Model Checking Using a Subset of First-order Logic (IPSJ Transactions on System LSI Design Methodology Vol.3). 情報処理学会論文誌 論文誌トランザクション. 2010. 2010. 1. 268-282
SHIMIZU HIROAKI, HAMAGUCHI KIYOHARU, KASHIWABARA TOSHINOBU. Approximate Invariant Property Checking Using Term-Height Reduction for a Subset of First-Order Logic (IPSJ Transactions on System LSI Design Methodology Vol.3). 情報処理学会論文誌 論文誌トランザクション. 2010. 2009. 2. 105-117