W. H. Ho and T. M. Pinkston, “A methodology for designing efficient on-chip interconnects on wellhehaved communication patterns,” Proc. Ninth International Symposium on High-Performance Computer Architecture, pp. 377-388, 2003.
Y.-L. Yang, A. Funahashi, A. Jouraku, H. Nishi, H. Amano, and T. Sueyoshi, “Recursive diagonal torus: An interconnection netowrk for massively parallel computers,” IEEE Trans. Parallel Distrib. Syst., vol.12, no.7, pp. 701-715, 2001.